

ΑΝΑΡΤΗΤΕΑ ΣΤΟ ΔΙΑΔΙΚΤΥΟ



ΕΛΛΗΝΙΚΗ ΔΗΜΟΚΡΑΤΙΑ
 ΥΠΟΥΡΓΕΙΟ ΑΝΑΠΤΥΞΗΣ ΚΑΙ ΕΠΕΝΔΥΣΕΩΝ
 ΓΕΝΙΚΗ ΓΡΑΜΜΑΤΕΙΑ ΕΡΕΥΝΑΣ ΚΑΙ ΚΑΙΝΟΤΟΜΙΑΣ
ΙΔΡΥΜΑ ΤΕΧΝΟΛΟΓΙΑΣ ΚΑΙ ΕΡΕΥΝΑΣ
ΙΝΣΤΙΤΟΥΤΟ ΠΛΗΡΟΦΟΡΙΚΗΣ
 Ταχ. Διεύθυνση: Ν. Πλαστήρα 100
 70013 Ηράκλειο Κρήτης

Αρ.Πρωτ. 52069

Ηράκλειο 29/04/2021

Call for expression of interest for one (1) position of system hardware engineer, with a degree in Computer Science or Computer Engineering, at the Institute of Computer Science (ICS) Foundation for Research and Technology – Hellas (FORTH)



Position(s): One (1) position in the RED-SEA project

Project: RED-SEA (GA 955776) funded under H2020-JTI-EuroHPC-2019-1.

Duration: 6 months, with possibility of extension, starting from end of June

Location: Heraklion, Crete, Greece

Opening date: 29/4/2021

Closing date: 14/5/2021

Reference: "Projects-RED-SEA_May_2021"

Description

We seek one (1) hardware engineer for our team, with background in European Research Projects. The candidate will participate in the R&D activities of FORTH in the context of the project RED-SEA: "Network Solution for Exascale Architectures". The EuroHPC Research & Innovation project RED-SEA starts in April 2021 and will last for 3 years. The next generation of Exascale systems will critically require an efficient network, that will support massively parallel processing systems (hundreds of thousands of nodes, millions of cores), provide a set of features allowing applications to scale efficiently at Exascale level and beyond, be prepared for power-efficient accelerators and compute units, and support wide-spread and emerging datacentric and AI-related applications. The RED-SEA consortium pursues this target, leveraging key European competences & background, including BXI, the key production-proven European Interconnect, as well as results from a number of EU-funded projects on interconnects and HPC systems.

Requirements

- Diploma in Computer Science or Computer Engineering
- University MSc degree in Computer Science or Computer Engineering
- Demonstrated experience with Verilog, System-Verilog, High-level Synthesis, C, C++ programming languages

- Demonstrated experience with accelerators and their implementation in FPGAs
- Demonstrated experience with Xilinx tools (Vivado chipscope, SDK, etc) and integration for FPGA SoCs
- Demonstrated experience with the implementation and use of simulation evaluation tools for QoS management
- Experience with system prototyping, validation and performance evaluation
- Demonstrated experience in National and EU-funded project activities
- Physical presence at FORTH, Heraklion, Crete for the duration of the position
- Fluency in English
- Names of at least three professional references

Desired qualifications

- Experience with test-driven development and validation of hardware and software blocks

Application Submission

Interested candidates can submit their applications via <http://www.ics.forth.gr/jobs> using the link "Apply for the position" under the announcement. Applications must include:

- Detailed CV, including qualifications and interests in the above areas, and proof thereof
- Scanned copies of academic titles

Promising candidates may be invited for an interview before a decision is made.

Contact Information

- For information and questions regarding the application and selection procedure, please contact: webmaster@ics.forth.gr
- For information and questions about the advertised positions, the activities of the group, or the Institute, please contact Nikolaos Papadopoulos (nickpap@ics.forth.gr)

Selection Announcement

The result of the selection will be announced on the website of ICS-FORTH. Candidates have the right to appeal the selection decision, by addressing their written objection to the ICS secretariat within five (5) days since the results announcement on the web. They also have the right to access (a) the files of the candidates as well as (b) the table of candidates' scores (ranking of candidates results). All the above information related to the selection procedure will be available at the secretariat of ICS-FORTH in line with the Hellenic Data Protection Authority. Access to personal data of co-candidates shall be limited to personal data (and relevant data) and supporting documents which have been the basis of the evaluation of the candidates for the specific post(s). Prior to the announcement of the personal data and/or documents of the co-candidates to the applicant, FORTH will inform the data subjects in an appropriate way.

FORTH is compliant with all legal procedures for the processing of personal data as defined by the **Regulation EU/2016/679 on the protection of natural persons with regard to the processing of personal data.**

FORTH processes the personal data and relevant supporting documents that you have submitted to us. Processing of that data is carried out exclusively for the needs and purposes of this specific call. Such data shall not be transmitted to or communicated to any third party unless required by law.

FORTH retains the above data up to the announcement of the final results of the call, unless further process and reservation is required by law or for purposes of exercise, enforcement, prosecution of certain one's legitimate legal rights' as defined in the Regulation EU/2016/679 and/or in national law.

We inform you that under the **Regulation EU/2016/679** you have the rights to be informed about your personal data, access to, rectification and erasure, restrictions of process and objection to as provided by applicable regulation and national laws.

We acknowledge also to you, that you have the right to file a complaint to the national Data Protection Authority. For any further information regarding exercise of your personal data protection rights, you may contact the Data Protection Officer at FORTH at dpo@admin.forth.gr. You have the right to withdraw your application and consent for the processing of your personal data at any time. We inform you that, in this case, FORTH shall destroy such documents and/or supporting documents submitted and shall delete the related personal data.